A multipart series describing the RISC-V core (RV32, RV64) and its assembly language. We describe the ISA, registers, and instructions and cover some optional extensions. This episode describes the MUL, DIV, and REM (MULTIPLY, DIVIDE, and REMAINDER) instructions, which comprise the "M" extension.